Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (116379)	6/18/2000 11:42:00 PM
From: kapkan4u	Read Replies (1) \| Respond to of 1571753

<It's not just a chipset thing. Athlon is defective.> I am confused now. Is this a new real lie or an old imaginary one? Message 13902712 Kap

To: Elmer who wrote (116379)	6/18/2000 11:51:00 PM
From: Dan3	Read Replies (1) \| Respond to of 1571753

Re: my point was that Athlon is SMP defective or it would be working with Alpha MPU boards right now... That does make some sense, although since they aren't marketed as SMP chips, they can hardly be called defective. Maybe the reason they are being so conservative with the L2 in Thunderbird is to simplify solving cache coherency problems. It was a long time ago, but my recollection is that Intel had trouble with these issues (cache coherency) in the early Pentium MMX systems. I remember boards that supported Pentium but not Pentium MMX for multiprocessor systems. It's evidently not an easy capability to design for. But at least AMD didn't ship what they had, when it was almost (but not quite) working perfectly. And both revenues and profits at AMD are going up like rockets. Off topic, I still don't have my workstation with 2GIG of Ram, either. XiComputer was playing games with delivery dates, and I had the order cancelled then placed with with a local shop. I'm told The abit board needs unbuffered, unregistered, non-ECC, 512meg modules. Most modules that size are buffered (registered) and/or ECC. I remember a similar, but opposite situation with the Pentium Pro quad processor chipset that required buffered modules when everything else was unbuffered. Plus ca change... Regards, Dan