Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: EricRR who wrote (117661)	6/26/2000 3:26:00 PM
From: Elmer	Respond to of 1577194

Re: "I didn't realize this was an honest mistake on your part: I thought that you were aware of intel's manufacturing plans, and led us on because of some NDA" At the time I wasn't aware of Intel's Celeron plans and I just assumed they'd do the logical thing. Redesign the chip to save realestate. I was unaware of how Intel's plans for that product line were laid out so I expected them to pull out the extra 128K L2. I still don't fully understand why they don't, in light of recent developments. Doesn't it make sense that Intel would design the CuMine generation with "modular" cache? Seeing as there are quite a few flavors of L2 (128K, 256K, 512K?, 1Meg, 2Meg, higher?) is seems logical to design it so more cache could just be plugged in on to a structure that allows easy expansion. It should also allow easy removal in the case of Celeron. That way the basic core is reusable for many products. Maybe Scumbria will comment. EP