Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (105022)	6/28/2000 4:47:00 PM
From: Cirruslvr	Read Replies (1) \| Respond to of 186894

Paul - RE: "And, AMD has to have different wafer starts for the ThumperTurd and the Dupalon - and that will really screw up their forecasting and scheduling and manufacturing operations. Silly old Intel now uses the same die/wafers for Celeron and Pentium III !!! What a simple manufacturing process !!" OH!! So you are telling me it is BETTER to introduce two new steppings, each of which require new ramps during a time when fabs are running at full blast and excess capacity is a luxury? And you are also saying it is smarter to waste VALUABLE die space by cutting off half the L2 cache in Cumine to make it Celeron, and then sell the same part for 1/3 the price? And it also better to shrink the size of a die 14% and "JACK-UP" the voltage almost the same amount, 13%, right? Thanks for the clear up! I have seen the light now!