SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (118180)6/28/2000 7:30:00 PM
From: Petz  Read Replies (1) | Respond to of 1583390
 
Paul, re:quad-pumped P4. Let me guess, I bet it uses PTP protocol rather than a bus.

Petz



To: Paul Engel who wrote (118180)6/28/2000 7:38:00 PM
From: Epinephrine  Read Replies (1) | Respond to of 1583390
 
RE: <Willamette will have a 400 MHz Memory transfer rate - using a 100 MHz FSB Clock that is Quad-Pumped - allowing 4 memory transfers per clock cycle.>

Paul,

Thanks for the clarification. So do you anticipate that they will eventually use a 133MHz FSB for a Quad-Pumped memory transfer rate of 532 MHZ? Or is that just a test board setting?

Thanks,

Epinephrine


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News