Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (118188)	6/28/2000 7:59:00 PM
From: Petz	Read Replies (1) \| Respond to of 1584048

Paul: re: Petz: Let me guess, I bet it uses PTP protocol rather than a bus. Paul: I doubt that. Didn't RAMBUS make noises that they owned all quad-pumped busses' intellectual property? Petz

To: Paul Engel who wrote (118188)	6/28/2000 8:39:00 PM
From: Elmer	Read Replies (1) \| Respond to of 1584048

Re: "Petz - Re: ", re:quad-pumped P4. Let me guess, I bet it uses PTP protocol rather than a bus." I doubt that." Intel has had great success using their shared bus architecture and with the large L2 caches on Xeons and possibly P4s the bus traffic is reduced to the point where contention is not a significant issue. Furthermore Intel has clearly shown that they don't need PTP to solve the signal integrity problems that EV6 was supposed to address. I think EV6 is massive overkill in a small scale SMP system and simply not needed. Intel's approach is simple and effective. EP