SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (120885)7/25/2000 10:45:52 AM
From: Elmer  Respond to of 1572171
 
Re: "Agreed on L2, but it seems to me that messing with L1 is something Intel has avoided for a very long time. I think it is unlikely that Intel would undertake such a radical step in the last iteration of P6 core."

The original PPro had 16K L1 and Intel expanded that to 32K with the PII or Klamath core, so it's not unprecedented. But that accompanied a significant redesign of the core when adding MMX, so you point is valid. Just idle speculation on my part.

EP


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News