Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (120888)	7/25/2000 10:45:39 AM
From: Scumbria	Read Replies (3) \| Respond to of 1572033

Joe, My guess is that the first version of Sledgehammer will ba a conventional design, not the 2 CPU + Northbridge intergrated on 1 die. What would be the point of a single processor Sledgehammer? Scumbria

To: Joe NYC who wrote (120888)	7/25/2000 10:51:35 AM
From: Elmer	Respond to of 1572033

Re: "Some CPUs already support > 4GB this way. I am pretty sure Xeon does, I don't know about Athlon" P6 generation processors have 36 address bit pins. Desktop chipsets only have 32 but I think server chipsets have all 36. EP

To: Joe NYC who wrote (120888)	7/25/2000 1:41:54 PM
From: pgerassi	Read Replies (1) \| Respond to of 1572033

Dear Jozef: Re: Sledgehammer 64 bit addressing will first be used in the OS virtual memory portions (like the Linux Kernel), since an application may not need 4GB but many of them combine to need it (sometimes tens of thousands running at once). The next ones will be DBMS and Multimedia apps. Finally all apps will be able to use it. The first phase, 64 bit in the kernel will be there before SH ships. Possibly, for Linux anyway, all three phases will be done before SH ships. It will take MS much longer (if ever). The nice thing is that you do need to use it if you do not want to. Pete