Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Pravin Kamdar who wrote (2609)	7/28/2000 2:31:33 AM
From: Hans de Vries	Read Replies (1) \| Respond to of 275872

Pravin: Is dimension 50 the distance between the inner source/drain contact edges on a conventional transistor? I refers to the outer edges (the total transistor width) If not, is seems like the the source/drain contact regions 6 are not being accounted for in the required lateral dimension (wish I had all the drawings). You are right. (6 are the metal contacts for Source and Drain) You can get all the drawings from the first link: Click on view images. This sounds like a good idea. With additional benefits of noise isolation and latch-up prevention (the isolation preventing the creation of parasitic lateral bipolars). How many processing steps and mask layers does it add? Some of the other drawings show various process steps. The thought of AMD using a new transistor design with new processing steps scares the hell out of me. Any manufacturing glitches will kill this stock. There is an earlier patent which handles doping via the side walls (which is needed here) with the purpose to improve the doping profile. This is probably the process step which is the most "unconventional" Regards, Hans