Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (48650)	8/1/2000 5:25:20 PM
From: jim kelley	Read Replies (1) \| Respond to of 93625

Carl, No problem. Just eliminate the programmable latency and use a quadrature clock instead. Then RAMTR won't violate Rambus patents. :)

To: Bilow who wrote (48650)	8/1/2000 5:29:42 PM
From: Scumbria	Read Replies (1) \| Respond to of 93625

Carl, The most significant patent (or part of a patent) that Rambus has, IMO, is the one having to do with controllable latency. This register was formerly located in the memory controller, prior to the development of SDRAM. One of changes for SDRAM was move the latency registers over to the other side of the memory bus. BFD Scumbria

To: Bilow who wrote (48650)	8/1/2000 8:21:57 PM
From: wily	Read Replies (2) \| Respond to of 93625

Carl, I thought that maybe the latency setting would not apply to EDRAM since the SRAM cache makes the memory look like SRAM to the cpu or the chipset. Just my uninformed guess. NightOwl has supplied me with a lot of info that I haven't had time to look at yet -- I thought I'd try for some easy answers first... BTW, NightOwl informs me that the HSDRAM that I referred to with the 3-3-3 settings is not EDRAM -- just DRAM with a hi-speed core. wily