Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: semiconeng who wrote (4813)	8/13/2000 6:09:39 PM
From: EricRR	Respond to of 275872

I heard that 1.3 GHz was originally the starting point of Will-Am-Ette, but now it has been dropped, and 1.4GHz is the lowest intro speed. Why? I don't know. Not made here. But I think I do know why- It could be that Willy's IPC is low, and so these minimum speeds are required to prevent 1GHz P3's from outperforming its successor. I don't have any proof of this beyond the speculation everyone has heard, but it just doesn't make sense for Intel to leave such a huge MHz hole in it's CPU offerings. I find it very hard to believe that Willy is yielding so well that all chips can be sold at 1.4 GHz and over. If if this were NOT the case, Intel would be throwing away parts, say 1.2GHz, which it could have sold. Only if a 1.2GHz Willy was inferior to a 1GHz P3 would throwing away the former make sense. I think CuMine will get squeezed again on 0.13u to fill in the hole from 1.1GHz - 1.4GHz. 1.13GHz was basically accomplished by simply shrinking the current CuMine Die. No speed path changes at all. I have no doubt that Tom Pabst got a bad chip. Unfortunate, but I know that nothing was changed to achieve 1.13GHz. Simply shrinking it again from 0.18u to 0.13u Process should achieve a similar speed bump. Cumine will get shrunk to 0.13u, but such parts won't ship until the 3rd quarter of 2001. In the mean time, Intel will not be able to compete with AMD's offerings. I doubt "the good old Intel" would have allowed this situation. As far as extra pins, all I hear is "talk". And I don't even believe it, so I wouldn't be so stupid as to repeat it, simply to be ridiculed AGAIN on this thread as some "16 Year Old Punk". I heard rumors that the extra pins were for an integrated northbridge, perhaps to allow the P4 series to use SDR/DDR without violating the "Rambus only" chipset contract. Is this what you heard? Also, do you know if Intel plans to go to 0.13u without copper? Or will the two happen at the same time?