Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Tony Viola who wrote (107823)	8/21/2000 12:14:46 AM
From: Gary Ng	Read Replies (1) \| Respond to of 186894

Tony, Re: Looks like you guys are looking under rocks and around trees for any P4 weaknesses That is why this thread is full of fun :-) gary

To: Tony Viola who wrote (107823)	8/21/2000 12:32:10 AM
From: Cirruslvr	Read Replies (1) \| Respond to of 186894

Tony - RE: "you pick out some negative looking things about the P4" I KNEW I would get at least one response like this. ;) If you look at the the first line of my post you will see it said - "Some new Willy info". I suppose I could have emphasized the NEW in my post to prevent any confusion. The execution trace cache and rapid execution engine (double pumped ALUs) were disclosed at the spring IDF. "Looks like you guys are looking under rocks and around trees for any P4 weaknesses." If you re-read my post and Anand's article, I think you will see that I objectively stated the new features about Willy we didn't previously know. One thing I forgot was the article stated it has 42M transistors vs. the Athlon's 37M (I think). RE: "or this, very big advantage P4 In terms of the bandwidth available to and from the L2 cache, a hypothetical Pentium III clocked at 1.5GHz would have 24GB/s of available bandwidth to and from the L2 cache, while a Pentium 4 clocked at the same speed would have 48GB/s of available bandwidth because it is able to transfer data on every clock." This was included when I said Willy's L2 cache sends data every clock vs. the Cumine's every other clock. Anything else you like me to successfully refute? ;)

To: Tony Viola who wrote (107823)	8/21/2000 3:18:18 AM
From: Scumbria	Read Replies (1) \| Respond to of 186894

Tony, As we mentioned in our initial coverage of the CPU, the Pentium 4's Arithmetic Logic Units (ALUs) operate at twice the core clock frequency. This means that on a 1.4GHz Pentium 4, the ALUs are effectively running at 2.8GHz and on the 1.5GHz Pentium 4 demo we saw 6 months ago, the ALUs were effectively running at an impressive 3.0GHz. Intel refers to this feature as the NetBurst architecture's Rapid Execution Engine. The double speed ALU will offer very little performance improvement. Generally speaking, MIPS is determined by the slowest pipeline stage, rather than the fastest. Scumbria