Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Daniel Schuh who wrote (122534)	8/21/2000 12:45:52 AM
From: tejek	Respond to of 1578157

One stage out of 28 in the pipeline runs double clocked, and they come up with this? This makes the cumine ghz paper launches look like the ultimate in truth in packaging. I agree....sounds pretty lame. Is it not possible that they are saving the good stuff for the conference? ted

To: Daniel Schuh who wrote (122534)	8/21/2000 2:40:09 AM
From: Scumbria	Respond to of 1578157

Dan, The double speed Willy ALU is going to become the biggest source of misinformation out of Intel since Rambus and IA-64. For straight line code, the fast ALU offers no performance benefit whatsoever. On branch mispredicts, it may allow the pipeline to refill in 19 clocks, instead of 20 clocks (as compared to Athlon's worst case 10 clocks.) There may be certain cases where it can reduce the load use penalty by one clock as well. If a 65MPH toll road has one short stretch of 130MPH, does that speed up the toll booth at the end of the road? Scumbria