Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Pravin Kamdar who wrote (6467)	8/24/2000 4:04:38 PM
From: Petz	Respond to of 275872

Pravin, <Aces believes that the P4 will be clock-for-clock faster than the Athlon> From what I've read, I disagree with him on floating point aps. The P6's FPU already had a separate load/store unit and increasing bandwidth to the cache does no good if you still can't do a multiply-accumulate in one cycle like the Athlon can. It will do great on encoding/decoding stuff, encryption/decryption, DVD, speech recognition etc. that are high data rate integer oriented. Remember that comparison between a 1.4 or 1.5 GHz P4 and a lowly 800 MHz PIII. Why'day do dat? Still, all the more reason to get that 5-15% extra fro DDR. Petz

To: Pravin Kamdar who wrote (6467)	8/24/2000 4:06:46 PM
From: AK2004	Respond to of 275872

Pravin I always thought that fbf would find a way to beat athlon at the same freq. P4 is larger than athlon and from what we found so far is likely to be very "sensetive" chip. I would suspect that the sensitivity might affect the yields on top of already reduced yields because of the larger size and the maximum number of of chips per wafer is half of athlons to begin with. And lets not forget that the required GM for p4 is 2x of athlon as well. Should I mention rambus price? Considering the above fbf needs really huge performance advantage over athlon in order to be competitive Regards -Albert