Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (6861)	8/29/2000 1:26:55 AM
From: THE WATSONYOUTH	Read Replies (1) \| Respond to of 275872

Dual Vt methodologies usually place high Vt cells only along non-critical paths. Chances are that the critical path in question already has low Vt cells, and will not lend itself to easy improvement. Yes, but I believe (based on the large power increase) that this process may now have some paths that contain devices with too low Vt for proper operation. There can be significant channel length variations across the chip(many causes) which only become critical and apparent at the extreme edge of the process window. just speculating THE WATSONYOUTH