SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?


To: Petz who wrote (123392)8/31/2000 2:21:59 PM
From: Scumbria  Read Replies (1) | Respond to of 1570744
 
John,

Add a few more functional units, put it on a 0.13µ copper process and eliminate the dependency on high latency RDRAM and Willy will be formidable. How long will that take?

2-3 years. Intel has several other designs in the pipeline from Austin, which will arrive sooner than that. I suspect Willy will be a short lived product.

Scumbria



To: Petz who wrote (123392)8/31/2000 2:22:24 PM
From: Road Walker  Read Replies (1) | Respond to of 1570744
 
John,

re: Add a few more functional units, put it on a 0.13µ copper process and eliminate the dependency on high latency RDRAM and Willy will be formidable. How long will that take?

I don't know, a few years? I'm sure Intel is looking at this P4 as the first building block in a series of processors.

And I agree, the smell of marketing is all over this chip. Intel is thinking ahead a couple of years, they are not thinking "boy we're going to kill them with this in the 4th quarter". I'm trying to figure where they want this to go, and the implications.

John



To: Petz who wrote (123392)8/31/2000 2:23:34 PM
From: Daniel Schuh  Read Replies (1) | Respond to of 1570744
 
Petz, the P4, while just coming to market, isn't exactly a new design. It was first scheduled to ship in '99, I think, and I assume most of the design predates the mhz war of the past year or so.

I don't know, but I'd also assume most of the marketing netb**s** got appended at the end. The one thing that's a real head scratcher is putting this double-clocked alu in the middle of the ultra deep pipeline, where it seems to have a good chance of holding down the maximum clock speed for at best marginal performance enhancement. I'd assume that was a pure engineering decision too, if Intel lets marketroids make architectural decisions like that, they're really hosed.

Cheers, Dan.