Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (123479)	9/2/2000 5:03:49 PM
From: Tenchusatsu	Respond to of 1580033

Scumbria, <Intel uses an inclusive L2, whereas AMD uses an exclusive L2, and this will raise some interesting policy decisions for AMD architects.> I personally don't think the exclusive cache was a good idea. Then again, I take that back. Maybe it's a good idea only when the L2:L1 cache size ratio is less than 4:1. That's certainly the case with T-bird and Duron. I think Sledgehammer will feature a larger L2 cache, and AMD will go back to inclusive caches. Then implementing the SSE preload operations won't be a big issue anymore. Tenchusatsu