Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (52717)	9/6/2000 3:50:53 PM
From: jim kelley	Read Replies (1) \| Respond to of 93625

Ten Has Intel produced any specification for DDR yet? I recall some mention of this from the Spring IDF to the effect that they were working on it.

To: Tenchusatsu who wrote (52717)	9/6/2000 5:10:15 PM
From: Bilow	Read Replies (2) \| Respond to of 93625

Hi Tenchusatsu; Re Micron dreaming of bringing back EDO... For current (i.e. discrete) memory products, this would be a real laugher. But embedded DRAM uses EDO type interfaces all over the place. I can think of one area, and one area only, where EDO could make a viable comeback in discrete DRAM chips: If pins were free. The only reason for having all these fancy interfaces (like SDRAM, RDRAM, DDR) between DRAM and memory controller is to reduce pin count requirements in the memory controller. Suppose you had a way of combining memory chips with the controller chip, and that that way of combining made for essentially free pins. The natural interface to use would be EDO. That would provide the least latency, and because of the high pin count, the bandwidth would be sufficient. Some of the techniques for combining multiple chips into a single package do satisfy the requirement that pins be essentially free (at least compared to the cost of pins in discrete packages). The problem with embedded DRAM in a logic chip is that it is not as efficient as straight embedded DRAM, and worse, it increases the cost of the logic part of the chip. But if you combine DRAM chips with logic chips into the same multichip package, you could get the efficiency of both worlds. If the cost of pins were sufficiently low, that would bring back EDO interfaces, and it would provide for very high performance products. This is not something that I would find at all surprising. But in the absence of industry news in this direction, (maybe I should look around) I would have to take the analyst comments as a bit deluded. -- Carl