Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Elmer who wrote (112039)	10/1/2000 10:45:02 PM
From: muzosi	Respond to of 186894

Re: "But that's the whole point. AMD thread clown said The Coppermine is 33% SMALLER with 33% less cache - ERGO - the densities are equivalent" But if Athlon has a larger percentage of it's die consumed by cache, and the SRAM cells are denser because of LI, the random logic of the CuMine must be denser to make the overall density equivalent. This wasn't the case in the past. I still don't see any proof that overall density being equal. Tenc says PIII has 28M transistors and Athlon has 40M. Athlon has %42 more transistors. Not all of this is accounted by the %33 cache difference. And he agrees that overall Athlon has better density. Muzo