Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Jdaasoc who wrote (56521)	10/4/2000 1:03:28 PM
From: Bilow	Read Replies (1) \| Respond to of 93625

Hi Jdaasoc; Re: "2 nsec would be reduced to 1.6 nsec. That's what I mean by scability." So to you "scalability" means increase in frequency. Are you aware that DDR came out in graphics just one year ago, and at only 200MHz? Are you aware that the new graphics chips from Samsung are now at 500MHz, a factor of 2.5x higher in only one year? Are you aware that DDR-II is expected to reach 800MHz point to point? It seems pretty clear to me that DDR has scaled much, much, much faster than RDRAM. If RDRAM had scaled 2.5x in one year off of the original 600MHz parts, we would be have chip makers currently sampling 600 x 2.5 = 1500MHz parts. Instead, we have word that someday they are going to sample 1066MHz. That is lack of scalability, compared to DDR. -- Carl