Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Tenchusatsu who wrote (125257)	10/4/2000 12:55:00 PM
From: Joe NYC	Read Replies (2) \| Respond to of 1571038

Tenchusatsu, For example, AMD can integrate the memory controller on the processor die, then use LDT as an interface to a "super south bridge." This south bridge will not only have PCI, ATA-100, etc., but it will also have AGP (unlike before where AGP resided on the north bridge). Removing AGP from the Northbridge would indeed be a desired outcome, at least for high end systems with non-integrated video. It would give chipset designers more flexibility, and allow faster time to market if the innovations in one area were not tied to another. In the low end, the integration of not just AGP interface, but the video itself would preclude this kind of separation. As the memory moves from SDR to higher bandwidth variants, integrated video becomes a more and more viable option. Re: EV6 and LDT but just replace the EV6 interface with LDT This is not my understanding (and I may be wrong here). My understanding is that LDT connects Northbridge with the rest of the world, it has nothning to do with EV6. I think that EV6 either stays in the traditional implementation of non-integrated northbridge/CPU, or basically disappears in the integrated northbridge/CPU package. I don't know how up to date these are but take a look at these: amd.com a traditional implementation. Northbridge still has AGP interface, EV6 stays. Here is a NUMA style diagram: amd.com This will be possible with 760 MP chipset I believe. Further down the line, when SledgeHammer becomes available, the block of 2 Athlons and 1 Northbridge will become one package / die, so EV6 disappears this way. The bandwidth between Northbridge and CPU is greatly increased, and the latency is decreased. Joe