Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: John Walliker who wrote (56796)	10/7/2000 11:49:41 AM
From: Dan3	Read Replies (1) \| Respond to of 93625

Re: Or do you mean the overhead involved in maintaining each cache coherent with main memory would otherwise slow things down a lot and this could be avoided by the shared cache. If so, what about contention for the cache from the two processors? I was thinking more that there would be less bus snooping overhead, and that fewer cache lines would have to be expired which would eliminate the cache performance hits documented on page 15 in the presentation: file:///G:/Documents%20and%20Settings/Administrator/Local%20Settings/Temporary%20Internet%20Files/Content.IE5/ITW90RG5/282,15,L2 cache behavior (thanks very much to Hans de Vries for the links he posted on the Ace's Hardware tech forum) Regards, Dan