SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?


To: Paul Engel who wrote (112706)10/7/2000 12:53:37 AM
From: Joe NYC  Read Replies (1) | Respond to of 186894
 
Paul,

Isn't the 760 MP out yet? It was due in December, 1999 !!

I doubt that, since there was no standard DDR in 1999.

Sure Joe - it makes a LOT OF SENSE to use a 32 bit Chip Set with 32 bit memory controller for a 64 bit CPU. Just think what those 64 bits on the Claw data bus will do when only 32 bits of data arrive !

All processors since Pentium have a 64 bit wide data bus.

Oh - and the 32 bit addressing for for a 64 bit processor will REALLY HELP with large data structures - NOT !!!

Athlon is capable of addressing 43bit address space. I don't know if all chipsets will support it, but maybe the higher end will. Xeon, btw, can access either 36 or 40 bit addresses (I don't remember).

Joe



To: Paul Engel who wrote (112706)10/7/2000 11:19:38 AM
From: Dan3  Read Replies (2) | Respond to of 186894
 
Re: Sure Joe - it makes a LOT OF SENSE to use a 32 bit Chip Set with 32 bit memory controller for a 64 bit CPU

Every chip in the industry has used a 64 bit data bus since the Pentium 60 came out. All follow on pentiums, K6, Cyrix, Winchip, all of them. Until the 820 came out, there hadn't been a data bus narrower than 64 bits since the 486.

Who did you say you used to work for? Mattel?

Dan