SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Scumbria who wrote (112726)10/7/2000 3:24:19 PM
From: Paul Engel  Respond to of 186894
 
SCUMbria- Re: "Not true. The L1 and L2 caches on the CPU handle more than 99% of memory accesses, making DDR266 adequate for any CPU we will see in the next few years."

Get serious !

The applications that require - and make use of - 64 bit CPUs are going to need all the bandwidth they can use - just to keep the caches loaded !

Are you proposing that AMD will use a 32 bit AThWIpey chip set for the SLudgeHumper ?

You AMDroids are becoming truly REACTIONARY !

Paul


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News