To: Bilow who wrote (58434 ) 10/22/2000 11:24:00 AM From: Zeev Hed Read Replies (2) | Respond to of 93625 Carl, as I have stated before, I have not analyzed in detail th whole body of RMBS' IP, nor the prior art on which it is based. What "seems obvious" after the fact, is not always obvious prior to someone actually going through the reduction to practice steps. I'll give you a simple example from my own experience. It is "obvious" that an SC is a perfect mirror to wavelengths equal the binding energy of Cooper pairs. Yet, it occurred to no one until the early 1990'. Then both Lawrence Livermore and myself obtained patents on such mirrors (I had to give up my own "specular mirror" claims, since the Livermore team filed about two months before me, but to the Livermore team, the Lambertian reflector was not obvious, so I got the claims on on lambertial perfect mirrors). What is more interesting, is that it should have been "obvious" to now make a "switchable mirror", the Lawrence team, did not think of it, I did and got this "locked" up. It is the same with all your comments, these innovations may be obvious, once someone tells you, "how about doing it this way". The implementation as communication standards between various chips and the inclusion of specific functions as well as the use of special methods (the method of using the rise time and decay time as two "independent clock" events in synchronizing when prior to that, at least in DRAM's, only the rise time was taken as a standardizing clock event), until RMBS told the DRAMURAI, "hey, how about doing it this way". I have also explained before that the unique trade offs required when trading very short latencies for "true random" access with longer latencies, for what I would call "quasi random" access (but much larger "packets" of data) in order to obtain overall increased performance, is far from obvious, and that is, as far as I understand, why the inclusion of the register on the dram chip itself, is so critical, and far from obvious. Can that be overcome, of course, and partial solutions with embedded DRAM do just that (which is really an extension of large caches in processors). Right now, however, I would say that whether RMBS win or lose its IP battles and to what extent these cover DDR and SDRAM, is beyond my ability to determine (even if I took the time and studied the whole body of IP out there). Zeev