Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: pgerassi who wrote (15651)	10/23/2000 9:28:15 PM
From: kash johal	Read Replies (1) \| Respond to of 275872

Pete, Yes portland is a pilot line which will be copied exactly at several places. The pilot line will run some production. I think it will be qualified with PIII. (the PIII with 512K onchip cache). I doubt if they are running PIV shrinks there yet. By qualified this means they run a BUNCH of silicon. They test yields. They move process shifts and evaluate yields. They also run reliability on silicon to ensure adequate levels of device failure over high temp etc. They earliest they can be qualified is Q1 2001. Which would mean Q2 production. Of course they may well slip. But i wouldn't necassarily count on it, as intels fab people are pretty good. regards, Kash

To: pgerassi who wrote (15651)	10/24/2000 2:19:13 AM
From: Paul Engel	Respond to of 275872

Re: "The only thing I found on the Portland fab is that it is referred to as a developmental fab for 0.13u. Does that mean it will produce production quantities of 0.13u copper P4? If so, then you were correct and I did not know this." Intel has built brand new R & D fabs for developing "next generation" production processes. These R & D fabs are just that - FULL BLOWN fabs set up for development and pilot production - at which point the Fab is transferred to the Manufacturing division and the additional equipment and personnel are hired to bring it into full production. D1 was the site of early development for the 0.25 micron process - and it is now Fab 15. D1B was the site of 0.18 micron process development - and it is now Fab 20. D1C is the 0.13 micron/Copper development fab - and by mid to late 2001, it will transition to a production fab. Meanwhile, Intel is readying a fab for 300 MM wafer/0.13 micron copper development which will ...well, you get the picture by now - don't you?