Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (15723)	10/24/2000 1:55:07 PM
From: Petz	Respond to of 275872

Jim, on clock limitations of P4 ALU, from reading the hardware BB's, I think Intel has two designs for the P4 ALU, one which uses two double-MHz ALU's and one which uses two single-MHz ALU's. (This is because both flavors have been found in the Intel documentation) Switching to the slower ALU would have the effect of lengthening the pipeline and increasing the branch misprediction penalty. Perhaps the P4 with the larger number of pins will switch to the more conservative design to allow the MHz ramp to continue above 1.7 GHz. Scumbria, where are you? Petz