Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Charles R who wrote (16522)	10/29/2000 11:41:18 AM
From: Dan3	Respond to of 275872

Re: IMHO, chasing eDRAM for anything other than L3 cache would be a waste of effort But that's exactly how micron uses it! Micron Semiconductor has published micronsemi.com/pdf/presentations/MPF_2000.pdf>the MPF presentation about e-dram. This presentation also talks about the Ecache, the 8 MB big eDRAM cache inside Micron's Mamba chipset. This chipset for the Athlon has a sort of integrated 8 MB L3-cache. The 8 MB EDRAM cache seems to be a multibanked architecture. Four devices are running at 150 MHz with a 128 bit wide bus and each device delivers 2.4 GB/s, for a total sustainable bandwidth of 9.6 GB/s. The question is why Micron wants the Ecache to deliver so much bandwidth as the Mamba chipset will be connected to a 2.1 GB/s FSB with the Athlon processor. aceshardware.com Dan

To: Charles R who wrote (16522)	10/29/2000 5:27:32 PM
From: Joe NYC	Respond to of 275872

Chcuk, Actually eDRAM integration pales in comparison to Northbridge integration. Northbridge integration would significantly improve performance and nearly wipeout infrastructure problems. If I were in AMD planning. I would go for a single design for 2001 - Palomino integrated with 760 Northbridge. And sell that thing as Duron or Athlon based on bus speeds and cache size (same die - burning the right fuses at final test). I think this is very important for AMD. One thing that is a little disappointing though is that 760 MP is not LDT based. This means that it will still take a while to the infrastructure in place. Maybe the 770 is really a different chip, supporting LDT. What we need is a northbridge that supports LDT, and a southbridge on the other side. Once AMD has this southbridge, future generations of integrated chips will just bypass the northbridge and connect directly to southbridge. Joe