Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Saturn V who wrote (115151)	10/29/2000 8:02:43 PM
From: Paul Engel	Respond to of 186894

Saturn V - re: "Do you know if ECC is implemented on the L1 or L2 cache from any processor vendor ?" Intel did this in 1997 as it turns out ! "To tailor the Pentium II to server applications, the processors to be introduced next week will use burst synchronous cache RAM that supports error-correcting code (ECC) on the cache bus, Intel officials confirmed. The devices use existing 233-MHz and 266-MHz Pentium II CPUs. Until now, ECC was available only for main memory. Pentium II processors have been used in desktop PCs, and have not supported fault-tolerant technology such as ECC in the cache. " Paul {===============================} Intel turns attention toward servers By Judy DeMocker and Andy Santoni InfoWorld Electric Posted at 5:04 PM PT, Jul 10, 1997 Intel is training its biggest guns on server applications, readying Pentium II processors and core-logic chip sets that are tailored to server demands. Next week, Intel will announce Pentium II processors geared for low-end workgroup servers, paving the way for systems vendors to release single- and dual-processor systems later this fall. Early next year, Intel will unveil Slot 2 for high-performance Pentium II processor and the Merced IA-64 processor that will follow. Slot 2, along with new core-logic chip sets, will allow the Pentium II to scale to four processors and run from a 100-MHz system bus. The Pentium II today runs from a 66-MHz system bus and can scale to only two CPUs. The new devices will also allow the Pentium II to access Level 2 cache at the full internal speed of the CPU, not at half the CPU's clock speed. To tailor the Pentium II to server applications, the processors to be introduced next week will use burst synchronous cache RAM that supports error-correcting code (ECC) on the cache bus, Intel officials confirmed. The devices use existing 233-MHz and 266-MHz Pentium II CPUs. Until now, ECC was available only for main memory. Pentium II processors have been used in desktop PCs, and have not supported fault-tolerant technology such as ECC in the cache. Earlier this year, Dell and Advanced Logic Research announced server products based on the Pentium II, but most analysts said the market needs hard-and-fast numbers on how the processors perform in servers. "I'm waiting to see benchmarks of the Pentium II in a server configuration," said Jerry Sheridan, an analyst at Dataquest, in San Jose, Calif. "If it performs better than the Pentium Pro, then I'd expect every Intel vendor to switch to the higher performing chip." Companies such as Compaq, Hewlett-Packard, and IBM have committed to having Pentium II servers this year, and Acer, AST, Digital, Micron, NEC, and Unisys said they will offer low-end systems in the future. For future products that would find a home in higher performing systems, Intel is also working on a 300-MHz Pentium II with ECC and is considering raising the speed of the cache bus in order to improve the performance of Pentium II server systems. "The cartridge doesn't preclude a full-speed cache bus," said Anthony Ambrose, product marketing manager for Intel, in Beaverton, Ore. "The cost is substantial, however, and PCs don't warrant it." Intel Corp., in Santa Clara, Calif., can be reached at (800) 548-4725 or intel.com. Go to the Week's Top News Stories Please direct your comments to InfoWorld Electric News Editor Dana Gardner. Copyright © 1997 InfoWorld Publishing Company