Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : All About Sun Microsystems -- Ignore unavailable to you. Want to Upgrade?

To: rudedog who wrote (37158)	10/30/2000 12:29:13 AM
From: THE WATSONYOUTH	Respond to of 64865

I did not realize that the high end UE machines did NOT have ECC cache - this has been pretty much standard practice for 5 years. Rudedog.... The Sun problem is with external (off chip) L2 SRAM cache.(not main memory) For all Intel CPU's the L2 SRAM is now on chip (even the large L2 Xeons) and is ECC. The UltraSparcII design has large off chip L2 SRAM cache which SUN incorrectly decided did not need to be ECC. This is hard to believe given up to 8MB of L2 SRAM cache for these systems. THE WATSONYOUTH