Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Advanced Micro Devices -- Ignore unavailable to you. Want to Upgrade?

To: Joe NYC who wrote (127000)	10/30/2000 12:29:15 AM
From: Ali Chen	Read Replies (1) \| Respond to of 1570745

Joe,<If a benchmark runs within L1+L2, the FSB and memory bandwidth changes will not amount to much. When evaluating benchmarks, it would be a good idea to know what parts of the sstem it stresses.> I know exactly what you mean. Unfortunately, I have very precise ideas on what parts of a system are stressed, and for how much. So, your expression "if... within L1+L2" has a value "FALSE" on all application-level benchmarks, unfortunately. Sorry to disappoint. - Ali