Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : All About Sun Microsystems -- Ignore unavailable to you. Want to Upgrade?

To: Tony Viola who wrote (37550)	11/8/2000 7:34:46 PM
From: Charles Tutt	Read Replies (1) \| Respond to of 64865

A lot of ink has been spent praising ECC and its role in avoiding this problem. I hope everybody realizes that even systems incorporating typical ECC (single bit correction, double bit detection) can still suffer such errors -- they're just much less common (and they're already pretty uncommon, even with the chips provided by the offending supplier, which is part of the reason it was so hard to track down the problem). So don't assume systems with ECC will never crash due to cache parity errors. JMHO. Charles Tutt (TM)