SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


To: FJB who wrote (18518)11/10/2000 4:34:47 AM
From: Pravin KamdarRead Replies (2) | Respond to of 275872
 
Bob (good to hear from you),

As I mentioned some time ago, I think that AMD's aggressive gate length on their 0.18u process will limit the speed increase that they realize in 0.13u. That belief was based on a gate length of 0.1u on their 0.18u process. Now we have been told that Dresden gate lengths on 0.18u are 0.09um. Hans has reported that the AMD/MOT 0.13u process uses 0.08um gates. This is only 0.01um less than what they are using on their 0.18um process. My original assumption appears to be correct. Their savior may be their <3.0k inter-metal dielectric, but Intel should still see a higher speed boost in going to 0.13u. Of course AMD will have SOI for Hammer, but that is a ways off.

Make no mistake, the Intel manufacturing machine is coming back online. They will use it for server and mobile processors, and attempt to keep AMD relegated to the consumer desktop space.

Sorry Chung if I appear to be apologetic, but I have to call it as I see it.

Pravin.



To: FJB who wrote (18518)11/10/2000 10:23:28 AM
From: fyodor_Respond to of 275872
 
<Robert Grutza: Those were drawn gate lengths according to AMD's PowerPoint slides, not Leff. You can find that information on AMD's site somewhere.>

I'm 90% certain that AMD stated that their "minimum feature size" at Dresden was 100nm. They may have said "feature sizes down to 100nm".

-fyo