Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: jcholewa who wrote (19780)	11/20/2000 12:48:14 PM
From: fyodor_	Respond to of 275872

JC, Just to make sure... Are you saying that a simple SHL has a latency of 4 on the P4, compared to 1 on the K7 (and presumably PIII)?? I'll admit that's what it looks like from the P4 Optimization Manual. It just seems... ermm... extreme. I always use TONS of shifts in my code, because they have traditionally been very cheap. I also note that the P4 has an FMUL throughput of 2 (of the lower is better type). I take it this is the not-fully-pipelined FPU unit you mentioned a while ago? -fyo