SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: muzosi who wrote (19848)11/20/2000 2:47:02 PM
From: TechieGuy-altRespond to of 275872
 
you make a good point. I guess I did mean SHIFT, and NOT rotate, as you pointed out (though either will work. Even with rotate, the MSbit (or carry) is being shifted into the LSbit and being clobbered by the new bit that is being Masked into that position. But your point is still valid).

Thanks,

TG



To: muzosi who wrote (19848)11/20/2000 3:45:26 PM
From: PetzRead Replies (2) | Respond to of 275872
 
muzosi, you are correct about SHL being more useful than ROL, but I'm sure both have the high latency problem on the P4. But a register-register add on a P4 is as good as a SHL and much, much faster. I suspect most code already uses register add rather than SHL, so I don't see P4 gaining anything from compiler or coder optimization.

Petz


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News