Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Paul Engel who wrote (20620)	11/27/2000 10:22:00 AM
From: fyodor_	Respond to of 275872

<Paul: I also bought a beautiful Sony 18.1 inch flat panel display which will not arrive for a week or two as well.> Not in an SSE-compatible manner ;) Btw, I'm somewhat disappointed with the P4 SSE implementation. SQRT and DIV are (still) very slow and completely unpipelined. I guess this is to be expected since the FPU is largely unchanged from the P6 core. Hopefully some group somewhere in Intel-land is working on a new FPU. When do you think we might realistically see a new FPU? I assume the .13mu shrink of P4 is too early... I also wouldn't mind seeing a lower L1 latency for FPU data (6 cycles, as opposed to 2 for integer). -fyo