SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Joseph Pareti who wrote (120337)12/3/2000 1:10:41 PM
From: Scumbria  Read Replies (2) | Respond to of 186894
 
Joseph,

there is an indications that (future ?) IA-64 chips will support OOO execution?

That would be typical of Intel these days. They couldn't decide if P4 should be a high MHz or a high IPC machine, so they compromised and got a mediocre mix of both.

Now they can't decide if IA-64 should be VLIW or RISC, and will probably come up with another bad compromise.

Scumbria



To: Joseph Pareti who wrote (120337)12/3/2000 6:21:35 PM
From: Tenchusatsu  Respond to of 186894
 
Joseph, I have no comments on Itanium's "dispersal rules."

As for the possibility that future IA-64 implementations can have OOO execution, this is only a possibility, not necessarily a done deal. I know that Intel has done studies on adding OOO to IA-64, and they've found some benefits, some costs, and some risks involved. Whether a future IA-64 processor will be OOO or not, I don't know.

Tenchusatsu


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News