Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Strategies & Market Trends : Technical analysis for shorts & longs -- Ignore unavailable to you. Want to Upgrade?

To: Johnny Canuck who wrote (29738)	12/3/2000 1:26:12 PM
From: Johnny Canuck	Read Replies (2) \| Respond to of 68313

ENEN.com respects your online time and privacy. If you are not interested in receiving information regarding future NetSeminars, please click here, netseminar.com\*5WDI3A%2FX4%3B%21%23_%40++%0A , cut and paste this URL into your browser or reply to this email with the word "UNSUBSCRIBE" in the SUBJECT HEADER. As an EETimes subscriber we invite you to participate in Agilent Technologies and FuturePlus Systems free NetSeminar titled "The Challenge of DDR PC266 and Beyond: Design and Validation of High Speed Memory Busses ". The Education, News and Entertainment Network (ENEN.com), the leading provider of Internet-based seminar solutions, will broadcast this live, interactive event to you over the Internet. During this presentation you'll review the special challenges presented by high-speed busses such as DDR and explore the concepts, techniques and validation tools necessary to successfully design and validate DDR SDRAM design. The NetSeminar is free of charge; all you need to do is follow the instructions below to register for the event. All participants who attend the live event and fully complete a feedback form afterwards will be entered into a drawing for a HP PhotoSmart C200 Digital Camera! WHAT IS THE NETSEMINAR ABOUT? Double Data Rate SDRAM is taking the PC industry by storm. Its low cost, high performance, and increasingly widespread availability make it a very desirable technology for PC memory busses and embedded designs such as high-end graphics systems. Almost every week there is a major announcement by a key industry player of DDR support. The design and validation of DDR busses present new challenges to design teams and tool developers due to its very high speed. The techniques used for other memory busses such as PC133 will not work for DDR. In this presentation we will discuss how you can use validation tools and techniques to successfully design and validate DDR SDRAM design. WHEN IS IT TAKING PLACE? Tuesday, December 12, 2000 9:00 AM - 10:00 AM or 6:00 PM - 7:00 PM, Pacific Standard Time netseminar.com