Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : ADI: The SHARCs are circling! -- Ignore unavailable to you. Want to Upgrade?

To: Scrapps who wrote (2544)	12/6/2000 7:22:56 AM
From: Jim Oravetz	Read Replies (1) \| Respond to of 2882

Intel and ADI unveil joint DSP architecture By Patrick Mannion, EE Times Dec 5, 2000 (5:00 PM) URL: eetimes.com ....The core comprises two multiply-accumulators (MACs), two arithmetic logic units (ALUs) and shifter functions. Each MAC is capable of performing a 16-bit by 16-bit multiply in every cycle, with an accumulation to a 40-bit result. The dual 40-bit ALUs operate on either 8-bit, 16-bit, 32-bit or 40-bit data. While the initial version of the Micro Signal Architecture has two MACs and two ALUs, these can be scaled up or down in number, depending on the application. Now available at 300 MHz, 600 MMACs (336 MIPs), the architecture will extend to over 1 GHz, 2000 MIPs, said Smith, all while operating at about 1 V.... ....Intel and ADI incorporated both frequency and voltage dynamic scaling that allows the system to adjust either according to the demands of the application. "The combination of both is unique," said Strauss. "No one else has done that.".... ....According to Jerry Fishman, chief executive officer of ADI, the new DSP core will be a major part of its portfolio going forward that is synergistic with the company's Othello direct-conversion GSM radio. "What we have here is DSP MIPS to burn, combined with the simplicity of programming of a microcontroller," he said..... Some more technical tidbits are left out. Scaleable upwards from the initial 336 MIPs (millions instructions per second). 3G phones are calling for more and more horsepower. Not sure how this stacks up, in terms of MIPs, to TXN products that are currently in production. It would have been better to have had this puppy released about a year ago :>( The power adjustment feature is a big plus. More cell phone functions means more devices that eat up you battery. Fishman's comment about Othello is great. Why not get some additional mileage out of the PR? The software profiling thing is not that significant - it would be a mistake to not have it but it will not sell this device. I don't recognize any of the Third party developers -- CMX Systems, Hellosoft, Eonic, Hitex Development Tools, Lineo and Realogy -- but that is not my area. Jim +++ EDIT +++++ Looks like the MIPs are a little light compared to TI Best Power Efficiency: TMS320C5000™ DSP Platform provides the most power efficient DSPs by slashing power consumption as low as 0.9 V and 0.05 mW/MIPS and has performance up to 800 MIPS[140-800]. This ultra low power consumption makes the C5000™ DSP platform perfect for applications such as personal and portable products like digital music players, 3G cell phones, and digital cameras. dspvillage.ti.com

To: Scrapps who wrote (2544)	12/6/2000 8:03:31 AM
From: Jim Oravetz	Read Replies (1) \| Respond to of 2882

Scrapps: I've been reading more and more about a slowdown in DSL spending. This article seems to indicate that CLEC's are going to go belly up - no cash left. We talked about this briefly before, i.e. the slowdown in DSL deployment. You indicated that growth was still strong in Asia. Do you see this effecting ADI's DSL chipset volumes? Viability of CLECs' DSL strategy questioned By Will Wade, EE Times Dec 1, 2000 (1:55 PM) URL: eetimes.com Jim