SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (22460)12/14/2000 7:27:19 AM
From: combjellyRead Replies (2) | Respond to of 275872
 
"with the exclamation mark and everything"

Ok. My interpretation of that was 99, maybe 98mm^2. Considering that the core was originally supposed to be only some 10% larger than a pony core, 100mm^2, more or less, means a 1 meg. L2 cache, assuming a similar cache to the current Athlon. Since rumor has it that it will use the EV6 bus, I would rather see a much smaller cache and it relying on an eCache chipset for maximum performance.


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News