Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Steve Lee who wrote (63280)	12/21/2000 11:14:50 PM
From: jim kelley	Read Replies (1) \| Respond to of 93625

His endless posts are a waste of time.

To: Steve Lee who wrote (63280)	12/22/2000 8:06:12 AM
From: gnuman	Read Replies (1) \| Respond to of 93625

Steve, re: "the point of the post was not to comment on the granularity advantages of RDRAM, but to comment on how to extrapolate DRAM chips into DIMMs." Here's a different take on the issues you've made. About two thirds of DRAM production is now 128Mb, and the percentage is growing. If we compare P4 to P3 in terms of chips and modules: Mid - low range PC's typically come configured with 64MB's. For P3 you only need one DIMM module and these 64 MB DIMM's are migrating to four 8Mb X 16 chips. With P4 the minimum configuration is 128MB, requiring four modules. (Two 64MB RIMM's and two CRIMM's). For the minimum configuration the P3 can have half the chips of P4, and one fourth the modules. (Again, I'm using 128Mb chips, the bulk of production today). If we do apples to apples 128MB systems, P4 and P3 both require 8 chips, but P3 does it with one module vs four for P4. And when expanding to 256MB, you need to buy two RIMM's for P4, vs one DIMM for P3. (Both require the same number of chips using 128Mb). In a couple of years 256Mb will have the larger share of chip production. I suspect the low end P3 will be configured with a 128MB DIMM requiring just 4 chips. (Four 16Mb x 16). The dual channel requirement of the current P4 configuration tends to negate any advantages granularity might provide. Another impact of "Moore's Law" is that Mb growth is basically free. Bit's/device double periodically at no increase in price over time. JMHO's

To: Steve Lee who wrote (63280)	12/22/2000 11:18:09 AM
From: gnuman	Read Replies (2) \| Respond to of 93625

Steve, re: Nintendo Gamecube, (Dolphin), memory. This product is going to use 1T-SRAM. (Single transistor static ram). From IGN: Memory Gamecube: 24MB of 1T-SRAM (main), 16MB of 100MHz DRAM (main), and 3MB of embedded 1T-SRAM in the graphics chip. cube.ign.com The system also uses the IBM "Gekko" processor, a custom version of PowerPC architecture. For info on Mosys and their 1T-SRAM design: mosysinc.com

To: Steve Lee who wrote (63280)	12/22/2000 2:23:34 PM
From: pheilman_	Respond to of 93625

Nintendo Dolphin will not use RDRAM, they are using a mix of DDR and "1-T SRAM". 1-T SRAM is a sort of DRAM, it is embedded and has great latency. One of the designers from ArtX, now ATI, gave me the scoop. This (embedded DRAM) would appear to be the true threat to RDRAM, as the chipset becomes hungry again in the next few years, looks around and notices nothing else on the motherboard but memory. And since both ends of the memory interface will be within the die, it is a certainty that the designers can and will completely avoid Rambus IP. Paul