Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: jcholewa who wrote (125667)	1/20/2001 8:25:44 PM
From: Elmer	Read Replies (1) \| Respond to of 186894

Re: "I assert that increasing both the memory-to-chipset peak bandwidth and the chipset-to-cpu peak bandwidth would allow the Pentium III to attain higher per-clock performance. Granted, that isn't going to happen." You sure about that? EP

To: jcholewa who wrote (125667)	1/20/2001 10:20:46 PM
From: Tenchusatsu	Read Replies (1) \| Respond to of 186894

JC, when I said "Pentium III really doesn't need DDR," I meant P3 in the current form. It's the 133 MHz FSB which is keeping the P3 from exploiting all of the bandwidth of DDR. As for Pentium 4, I don't know. I've heard some theories from within, along with many theories from the outside (L1 cache, long RDRAM latency, poorly-compiled programs, branch mispredicts, etc.). Switching the memory from RDRAM to DDR only changes one of many variables in the picture, and with so many different benchmarks out there, it's hard to predict the results. Tenchusatsu