Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Rambus (RMBS) - Eagle or Penguin -- Ignore unavailable to you. Want to Upgrade?

To: Bilow who wrote (65349)	2/5/2001 6:57:26 AM
From: John Walliker	Read Replies (1) \| Respond to of 93625

Carl, This is not the case... If DDR offered greater timing margins than SDRAM as you suggest, then why are there so few DDR systems with four or more DIMM slots? (The reference designs for those with three or four slots recommend duplicating the address bus to avoid excessive bus loading. This would of course have significant implications for EMC.) You want to look it up? As you well know, the answers to these questions are unlikely to be found in the device data sheets. If that were the case there would be little work for you to do as a memory system designer. While we may disagree on some points, I don't believe that I post much which can be classed as BS. So when you are looking for examples of BS to quote, maybe you should search elsewhere. Its not hard to find:-( John