Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: dhellman who wrote (28509)	2/14/2001 8:20:06 PM
From: jcholewa	Read Replies (1) \| Respond to of 275872

> Is it now an accepted urban legend that SSE2 will be implemented in the Hammers? No. The only reason why some people think that the Hammer family might support SSE2 is ... er, well, because AMD explicitly stated so. ;) What is more an urban legend -- and you may have confused this with the other thing -- is the rumour of AMD's Palomino (K7 core revision) supporting SSE.     -JC

To: dhellman who wrote (28509)	2/15/2001 9:42:24 AM
From: fyodor_	Respond to of 275872

dhellman: Is it now an accepted urban legend that SSE2 will be implemented in the Hammers? My recall is that floating point enhanced instructions will be implemented, not the entire instruction set. I've read JC's reply to this question and I'd have to admit he usually has better recollection of these things than I (he also has better sources, sigh). However, I wasn't sure that the Hammers would have full SSE2, although recent discussions in the discuss@x84-64.org mailing list makes it rather clear that full SSE2 support is being implemented. -fyo