Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (30121)	3/2/2001 10:28:35 PM
From: Joe NYC	Read Replies (1) \| Respond to of 275872

Fyo, Your "guess" is 100% spot on ;) What made me hesitate and say "guess" is that I am not sure if Athlon can pass the critical word, without waiting for the rest of the cache line to fill. In case the whole cache line has to be filled before the processing can continue then that would be the true latency, and DDR could catch up a little. The cache line for Athlon is 64 bytes, which is a product of 8 memory transfers, 8 bytes each. DDR can do the other 7 transfers (after the first one) faster than SDR. Joe