Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: Jim McMannis who wrote (30172)	3/3/2001 11:11:48 PM
From: jcholewa	Respond to of 275872

> You might want to talk to Scumbria. > Also, P4 RDRAM is dual channel. The first iterations of P4 DDR will likely be single channel. > So maybe we need to compare DDR2. I'd have to defend the Rambus folk here. You're trying to pit something that has existed for at least year and still does (dual channel DRDRAM subsystems) against something which does not currently exist and won't for a while (DDR2, which you might even be confusing with QDR, which also doesn't exist).     -JC PS: You were correct about Celeron/K6-2 frequencies, forgot to reply about that.

To: Jim McMannis who wrote (30172)	3/4/2001 12:35:13 AM
From: fyodor_	Respond to of 275872

Jim: You might want to talk to Scumbria. Also, P4 RDRAM is dual channel. The first iterations of P4 DDR will likely be single channel. So maybe we need to compare DDR2. I'm well aware of Scumbria's arguments on this issue. Like JC, I have to say that single channel DDR vs dual channel DRDRAM is what the landscape is going to look like. True, single channel DDR is supposedly somewhat easier to do, but dual channel DDR would be significantly harder. As for DDR2 and low latency variants... well, they won't be around for quite a while. -fyo