SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?


To: Tenchusatsu who wrote (32771)3/22/2001 1:40:27 PM
From: Joe NYCRespond to of 275872
 
T.,

But AMD had NO plans for large cache CPUs after cancelling Mustang. They said it wasn't necessary for 2-way SMP, and OEMs said it wasn't vital.

I have no idea where you get all of this. Let me give you a similar story. Suppose BMW designed great leather seats for their new model car. The new model car is delayed because of engine troubles. Of course, in the meantime, you can't buy these great leather seats. Does it mean the leather seats are canceled?

There may be a point in time when these leather seats will no longer be up to the market expectations, and if the engine troubles persist until that day, the leather seats will indeed be canceled. I don't think AMD ever said that they would NEVER sell large cache Tbirds.

I think you may be confusing Paul's, Elmer's and Tony's opinions with reality.

Sorry to keep pushing the point. There are a lot of things in AMD's roadmap shift that defy explanation, and maybe this is one of them.

To me, this one was the least significant, because I don't see a huge upside for AMD in servers in the short term.

Joe



To: Tenchusatsu who wrote (32771)3/22/2001 2:01:20 PM
From: combjellyRespond to of 275872
 
"To have a separate processor line just for SMP is a really big deal, since AMD can no longer just make one-size-fits-all Palomino for desktop and server and maybe even laptop.

Sorry to keep pushing the point. There are a lot of things in AMD's roadmap shift that defy explanation, and maybe this is one of them."

It make sense from a marketing point of view. Assume you are a big OEM and want to have a dual Palomino system to position in the Xeon space. Now the customer base is used to the Xeons having 2 meg of L2 cache. Trying to sell them on 256k cache processors for around the same money might be difficult. In addition, they wouldn't want to cut the prices when the desktop chips with 256k cache come out in another quarter. So having a separate, low volume line is attractive. What this means is that AMD really does have a large OEM interested.



To: Tenchusatsu who wrote (32771)3/22/2001 3:44:07 PM
From: PetzRespond to of 275872
 
Tenchusatsu, I think the best explanation for the large cache Palomino is that it is one and the same as the notebook Palomino, which has (EDIT - may have) a large cache to reduce DRAM power consumption, not for better performance. The fact that large cache is nice for SMP is a nice coincidence.

Petz