SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: fyodor_ who wrote (33453)3/25/2001 11:26:43 PM
From: ScumbriaRead Replies (1) | Respond to of 275872
 
Fyo,

There is a huge difference between 3-cycle cache latency and 6-cycle. It is possible to hide the load-to-use penalty on a three-cycle cache most of the time. Anything longer than 3-cycles is disastrous to performance. If the L1 cache on Athlon was 6-cycles, performance would be reduced by at least 50%, because there would be at least one bubble between all instructions.

Scumbria


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News