SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: combjelly who wrote (33560)3/26/2001 7:16:42 PM
From: andreas_wonischRespond to of 275872
 
Combjelly, Re: I can't do a search on JC's right now during the transition, but it was directly stated that there will be more stages to the pipeline by someone at AMD.

Yet, it was shown on a slide at the Platform Conference ("longer pipeline enables aggressive frequency scaling" -- or something like this). PC Watch Japan posted a photo of it.

Andreas



To: combjelly who wrote (33560)3/26/2001 7:22:20 PM
From: dhellmanRead Replies (1) | Respond to of 275872
 
Re:architectural changes - there was this comment on Ace's CeBit Report:
aceshardware.com
"Mark* did not want to discuss the architectural enhancements of the Palomino, but he confirmed that the chip has several architectural enhancements which boost performance. Also interesting was the claim that several applications will see a significant boost. Our industry sources say that the Palomino definitely has hardware prefetch, and we bet it has improved branch prediction too. These two features make the Palomino a very good server CPU, for example, to run TP (Transaction Processing) applications.

*Mark Bode "of AMD"
So is that a pre-fetch statement from AMD? Not exactly. |-p

dh



To: combjelly who wrote (33560)3/26/2001 7:37:50 PM
From: fyodor_Read Replies (1) | Respond to of 275872
 
combjelly: This has been stated directly. I can't do a search on JC's right now during the transition, but it was directly stated that there will be more stages to the pipeline by someone at AMD.

I remember it fairly well ;-). It was from the November '00 Analyst CC, slide 66 of 84. Wording as follows:

"Pipeline supports aggressive clock speed scaling"

So it isn't stated directly, but hinted at very strongly ;)

-fyo


HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News