Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD) -- Ignore unavailable to you. Want to Upgrade?

To: combjelly who wrote (37181)	4/24/2001 11:44:49 AM
From: Scumbria	Read Replies (2) \| Respond to of 275872

Comb, it seems to take a lot longer to do an integrated chip than a dedicated CPU Yes and no. All embedded CPUs have some level of integration. Memory controller is the bare minimum, and some are almost complete SOC designs. For high performance PC's, I don't see integration as being a wise choice. (I don't know anything about it.) Scumbria

To: combjelly who wrote (37181)	4/24/2001 11:59:09 AM
From: dale_laroy	Read Replies (2) \| Respond to of 275872

"Assuming that Scumbria worked on the MediaGX, he has every right to be proud of that." Scumbria has already stated that he did not work on the MediaGX. I think that we will be moving towards integrated chipsets in the future for the same reason that Micron integrated 8MB of eDRAM cache on the Mamba die. Each generation tends to be produced on a slightly smaller die. The introductory die size of 486 was smaller than the introductory die size of the 386, the original Pentium was smaller than the original 486, the original Pentium II was smaller than the original Pentium, the original P4 was smaller than the original Pentium II. Eventually, the die area needed just to accommodate the pins will exceed the die area needed to accommodate the processor. For the near future, AMD will be integrating the NB, or at least the memory controller, on the Hammer die. My guess is that it will be routine to integrate the entire NB on die even for high end processors by 1995. And die size will be small enough with the first shrink of new processor cores that by the time they reach the value segment at least the graphics controller will be integrated onto value segment processors.