Silicon Investor (SI) -- The First Internet Community

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC) -- Ignore unavailable to you. Want to Upgrade?

To: Joseph Pareti who wrote (133636)	4/29/2001 3:36:50 PM
From: pgerassi	Read Replies (3) \| Respond to of 186894

Dear Joseph Pareti: Intel originally claimed that the L1 was 8KB because it was better to have 8KB at 2 cycle than 32KB at 3 cycle. This was supposed to increase the performance (read IPC). Is Intel accepting the fact that it screwed up and not used the larger more latency L1 cache as Scumbria first stated? And will it also include a data L1 cache? Will it include more decoders as the single x86 decoder isn't making it as far as IPC goes especially in multitasking servers and real time interrupt driven apps? The real reason for the 478 pin socket is to give the P4 more power to clock those transistors faster. The current socket does not have the power required to get P4 to 2GHz. Or will the number of the transistors increase to better balance the pipeline and thus, slow the clock increasing the IPC and overall performance? Just what Scumbria and others claimed. Oops, that means a redesign and another schedule slip. There goes this years profit for Intel. More creative accounting is needed to keep the stock price up. Pete